

Figure 1




Figure 2

Instruct ion	4	4	4	4	4	44	14 10	333 987	3	333 543	3 2 1	322 098	22 376	22 54	22 32	22 10	9	111 37€	. 1 55	11 43	1 1 2	1 1 I 0	98	7 ₆	5	43	210
Type 1	0				U			/Rd		Rn		op	era	nd	2			anc			pas			fa	il a	add	ress
1,720 -		-	1		:00	- 1						·						h		ac	ldr	ess	6				
				΄ ε													C	ode		_						_	
Type 2	0	1	0	0		Rh	i	-	٦	Rlo							3	2-bi	t	dat	a						
Type 3	0	1	0	1		Rh	i	In	nn	<u>1_lo</u>							3	<u>2-bi</u>	it	dat	a						
Type 4	0	1	1	0		Rh	ıi	-		Rlo	,																Rd
Type 5	0	1	1	1		Rh	i	In	nn	<u> lo_</u>																	Rd
Type 6	1	1	C	7	5	0	Mic	rose	qι	ence	e						tr	igge	er	tim	e						
								r add	dre	ess																	
Type 7	1		_		0	1	_								b	urs	t ir	nfo					_				
Type 8	1	Γ	-	Α	1	1						_							1				m	ask	<u></u>		

Instruction Type 1: ALU Operations

Instruction Type 2: Write register

Instruction Type 3: Write register immediate

Instruction Type 4: Read register

Instruction Type 5: Read register immediate

Instruction Type 6: Trigger Instruction Type 7: BURST Instruction Type 8: WAIT

 $[A='0' \rightarrow \text{until any of (R12 and mask) bits are set}]$ $[A='1' \rightarrow \text{until all of (R12 and mask) bits are set}]$

Figure 3: Event Handler Instruction Set Summary

Instruction	4	4	4	4	4 4 4 4	33	3	3	3 3 3 3 5 4 3 2	3	3	2 9	2	2	2	2	2	2 3	2 2	2	2 0	i ģ	1	1 7	1 6	1 5	1	1	1	1	0	9	1				5		3	2 1 0
Type 2	0	1	0	0	Rhi		T-	1-	Rlo					_									3	2-	bit	d	at	<u>a</u>				_	_	_	_	_	_	_		
Type 3	0	1	o	1	Rhi		1	lmt	n_lo	Γ													3	2-	bit	t d	at	a	_	_	_	_	_	_	_	,	-,	_	_	
Type 4	o	1	1	0	Rhi	 - -	T-	-	Rio	-	-	-	-	-	-1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Ŀ	1	ŀ	1	1	-1	-	-	Rd
Type 5	0	1	1	1	Rhl		_	Imi	n_lo	-	-	=	-	-		-	-	-	-	-	-	-	-	-	-	-	Ŀ	-	-	-	Ŀ	Ŀ	•	-[- [-1	1	-	-	Rd

Figure 4: Register Access Instructions

Instruction	4	4	4	<u>.</u>	44	4	44353333333 1098765432	3 3 7 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1
Type 6	1	T	C	7	Q	0	Microsequencer	trigger time
• `	١	ĺ	1	1		l	address	

Figure 5: Data Scheduling Instructions

Instruction 4 4 4 4 4 4 4 4 1 7 6 5 4 3 21 0	33 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2
Type 7 1 - 0 1 -	burst info

Figure 6: Burst Descriptor Instruction

33 2	32 31 30 26 28 27 26 25 24 23 27 24 20 19 18 17 16 15 14 13 17 11 1	0 0 8 3 6 5 3 3 2 1 0
PS	value to DDS/Fractional-N counter	

Figure 7: Modulator Burst Info Field Format

33 32 31 30 20 28 22 26 25 24 23 22 21 20 19 18	17 16	15 14 13 12 11 10 9 8 7 6 5 3 3 2 1 9
User ID	PS	Expected Length

Figure 8: Demodulator Burst Info Field Format



Figure 9: Processor Wait Instruction

opcode	name	Description
00000	JZ	Jump to Zero
00001	COS	Conditional Jump to Subroutine
00010	JMAP	Jump Map
00011	CJP	Conditional Jump Pipeline
00100	PUSH	Push/Conditional Load Counter
00101	JSRP	Conditional Jump to Subroutine
00110	CJV	Conditional Jump Vector
00111	JRP	Conditional Jump
01000	RFCT	Repeat Loop Counter Not Equal to Zero
01001	RPCT	Repeat Pipeline Counter Not Equal to Zero
01010	CRTN	Conditional Return
01011	CJPP	Conditional Jump Pipeline and Pop
01100	LDCT	Load Counter and Continue
01101	LOOP	Test End of Loop
01110	CONT	Continue
01111	TWB	Three Way Branch
10000	FORK	Multiway Branch
others		reserved

Figure 10: Microsequencer Instruction Set

31 30 29 28 2	7 26 25 24 23 22 21 20 19 16 17	16 15 14 13	12	11 10 9 8 7 6 5	1	3 2	id.	0
OPCODE	EMIT	CCSEL	СР	FFCMD	SB	oc		SR

Figure 11: Microsequencer memory format





Figure 12: Configuration of condition codes and fork

7/11

		x			Match	
0	O	0	0	O	0	0
0	0	0	0	1	0	
0	0	0	1	0	0	ļ
- 0	0	0	1	1	0	Ì
0	0	1	0	0	0	0
0	0	1	G	1	0	
0	0	1	1	0	0	1
0	0	1	1	1	0	
0	1	0	0	0	0	0
0	1	0	0	1	0	
0	1	0	1	0	0	
0	1	0	1	1	0	
0	1	1	0	0	0	0
0	1	1	0	1	0	
0	1	1	1	0	0	
O	1	1	1	1	0	
1	0	0	0	0	0	С
1	0	0	0	1	0	
1	0	0	1	0	11	
1	0	0	1	1	1	
1	C	1	0	0	0	C
1	0	1	0	1	0	
1	0	1	1	0	1	
1	0	1	1	1	11	
1	1	0	0	0	0	С
1	1	0	0	1	0	
1	1	0	1	0	1	1
1	1	0_	1	1	11	
1	1	1	0	0	0	С
1	1	1	0	1	0	1
1	1	1	1	0	11	1
1	1	1	1	1	1	

Figure 13






Figure 15




Figure 16

Terminal Modulator Block Diagram




Fig 17




Fig 18




Figure 19




Figure 20




Figure 21

Terminal Demodulator Block Diagram




Fig 22




Fig 23